JPH0250504B2 - - Google Patents

Info

Publication number
JPH0250504B2
JPH0250504B2 JP817181A JP817181A JPH0250504B2 JP H0250504 B2 JPH0250504 B2 JP H0250504B2 JP 817181 A JP817181 A JP 817181A JP 817181 A JP817181 A JP 817181A JP H0250504 B2 JPH0250504 B2 JP H0250504B2
Authority
JP
Japan
Prior art keywords
bus
interrupt
shared
processor
processors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP817181A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57121726A (en
Inventor
Eiichi Kagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP817181A priority Critical patent/JPS57121726A/ja
Publication of JPS57121726A publication Critical patent/JPS57121726A/ja
Publication of JPH0250504B2 publication Critical patent/JPH0250504B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP817181A 1981-01-21 1981-01-21 Multiprocessor system Granted JPS57121726A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP817181A JPS57121726A (en) 1981-01-21 1981-01-21 Multiprocessor system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP817181A JPS57121726A (en) 1981-01-21 1981-01-21 Multiprocessor system

Publications (2)

Publication Number Publication Date
JPS57121726A JPS57121726A (en) 1982-07-29
JPH0250504B2 true JPH0250504B2 (en]) 1990-11-02

Family

ID=11685877

Family Applications (1)

Application Number Title Priority Date Filing Date
JP817181A Granted JPS57121726A (en) 1981-01-21 1981-01-21 Multiprocessor system

Country Status (1)

Country Link
JP (1) JPS57121726A (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH077379B2 (ja) * 1983-06-22 1995-01-30 株式会社日立製作所 多重処理システムの割込み選択方式
JPS6214255A (ja) * 1985-07-11 1987-01-22 Nec Corp 入出力割り込み多重処理方式

Also Published As

Publication number Publication date
JPS57121726A (en) 1982-07-29

Similar Documents

Publication Publication Date Title
US4796176A (en) Interrupt handling in a multiprocessor computing system
US6141715A (en) Method and system for avoiding live lock conditions on a computer bus by insuring that the first retired bus master is the first to resubmit its retried transaction
US4381542A (en) System for interrupt arbitration
US5805844A (en) Control circuit for an interface between a PCI bus and a module bus
JPH04312160A (ja) マルチプロセッサシステムおよびそのメッセージ送受信制御装置
US6061757A (en) Handling interrupts by returning and requeuing currently executing interrupts for later resubmission when the currently executing interrupts are of lower priority than newly generated pending interrupts
JPS6119062B2 (en])
JPH0250504B2 (en])
EP2096550B1 (en) Information processing apparatus and control method thereof
EP0533429B1 (en) Computer bus control system
CA1299295C (en) Dma access arbitration device in which cpu can arbitrate on behalfof attachment having no arbiter
JP2576934B2 (ja) メモリ−マップド割込み方式
JPS5850410Y2 (ja) 割込み優先順位制御装置
JP2824890B2 (ja) Ｓｃｓｉプロトコル制御装置
JP3211694B2 (ja) マルチプロセッサ接続方式
JP2667285B2 (ja) 割込制御装置
JP2976343B2 (ja) 起動受け付け方法
KR0171772B1 (ko) 입출력 디바이스보드의 식별방법
JPH07334453A (ja) メモリアクセスシステム
JPS61269545A (ja) 計算機システム
GB2334415A (en) Interfacing multiplexed and non- multiplexed busses
JPH02730B2 (en])
JPH0535507A (ja) 中央処理装置
JPS6379161A (ja) 半導体記憶装置
JPS6134654A (ja) バスマスタ制御装置